As a Senior Silicon Engineer - ASIC verification in the Data Processing Unit team you will be validating silicon to solve complex problems in a datacenter. You will interact with the architecture team to develop a programmable silicon implementation. This position is expected to be highly visible and impactful. The vast breadth of domains required to build our DPU silicon gives the perfect opportunity to experience different areas of expertise. The depth required to solve complex engineering problems utilizes your experience and provides you with the perfect platform to shine and grow to the next stage in your career. As a Senior Silicon Engineer in the Data Processing Unit team, you will be validating silicon to solve complex problems in a datacenter. Own verification of complex flows at the SOC, subsystem, or IP levels using UVM/C test benchLearn about the design and interact with partner teams to define verification strategies and test plans Develop verification environments and run and debug simulations to drive quality Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goalsRunning tests, debugging failures, creating stress and performance scenarios to meet test plan goals Perform pre-silicon verification, post-silicon validation by defining testing strategies Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience 5+ years of RTL Verification using UVM/C verification methodology Knowledge of Ethernet, TCP/IP, MAC/PCS, Networking blocks Proven track record with the Verification and development of complex SoCs. In depth understanding of processors and peripheral interconnect bus protocols and architectures Strong knowledge of Verilog, System Verilog, UVM methodology Self-motivated and able to work effectively both independently and in a team.